Challenging the Best HEVC Fractional Pixel FPGA Interpolators With Reconfigurable and Multifrequency Approximate Computing

SAU, CARLO;PALUMBO, FRANCESCA;MELONI, PAOLO;RAFFO, LUIGI
2017-01-01

Abstract

Applicable in different fields and markets, low energy high efficiency video coding (HEVC) codecs and their constituting elements have been heavily studied. Fractional pixel interpolation is one of its most costly blocks. In this letter, a field programmable gate array implementation of HEVC fractional pixel interpolation, outperforming literature solutions, is proposed. Approximate computing, in conjunction with hardware reconfiguration, guarantees a tunable interpolation system offering an energy versus quality tradeoff to further reduce energy.
2017
Inglese
9
3
65
68
4
http://www.ieee.org
http://ieeexplore.ieee.org/document/7932478/
Comitato scientifico
internazionale
scientifica
Embedded applications; field programmable gate array (FPGA); FIR filters; low power architectures; low power design; reconfigurable computing; runtime reconfiguration; signal processing; Control and Systems Engineering; Computer Science (all)
Sau, Carlo; Palumbo, Francesca; Pelcat, M; Heulot, J; Nogues, E; Menard, D; Meloni, Paolo; Raffo, Luigi
1.1 Articolo in rivista
info:eu-repo/semantics/article
1 Contributo su Rivista::1.1 Articolo in rivista
262
8
open
Files in This Item:
File Size Format  
Sau et al_2017_IEEE EMBEDDED SYSTEMS LETTERS.pdf

open access

Description: articolo
Type: versione editoriale
Size 626.33 kB
Format Adobe PDF
626.33 kB Adobe PDF View/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

Questionnaire and social

Share on:
Impostazioni cookie