University of Cagliari
Power-awarness in coarse-grained reconfigurable designs: A dataflow based strategy
PALUMBO, FRANCESCA;SAU, CARLO;RAFFO, LUIGI
2014-01-01
Abstract
Applications and hardware complexity management in modern systems tend to collide with efficient resource and power balance. Therefore, dedicated and power-aware design frameworks are necessary to implement efficient multi-functional runtime reconfigurable signal processing platforms. In this work, we adopt dataflow specifications as a starting point to challenge power minimization.
Files in This Item:
| File | Size | Format | |
|---|---|---|---|
| sips.pdf Solo gestori archivio
Type: versione pre-print
Size 548.24 kB
Format Adobe PDF
|
548.24 kB | Adobe PDF | & nbsp; View / Open Request a copy |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.